# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



#### Cautions

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

## HM66AQB36104/HM66AQB18204 HM66AQB9404/HM66AQB8404

36-Mbit QDR<sup>™</sup>II SRAM 4-word Burst



ADE-203-1331B (Z)

Preliminary Rev. 0.2 Jan. 14, 2003

#### Description

The HM66AQB36104 is a 1,048,576-word by 36-bit, the HM66AQB18204 is a 2,097,152-word by 18-bit, the HM66AQB9404 is a 4,194,304-word by 9-bit, and the HM66AQB8404 is a 4,194,304-word by 8-bit synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and  $\overline{K}$ ) and are latched on the positive edge of K and  $\overline{K}$ . These products are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin plastic FBGA package.

Note: QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, IDT, Micron Technology, Inc., NEC, Samsung, and Hitachi.

Preliminary: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

#### Features

- 1.8 V  $\pm$  0.1 V power supply for core (V<sub>DD</sub>)
- 1.4 V to  $V_{DD}$  power supply for I/O ( $V_{DDO}$ )
- DLL circuitry for wide output data valid window and future frequency scaling
- Separate independent read and write data ports with concurrent transactions
- 100% bus utilization DDR read and write operation
- Four-tick burst for reduced address frequency
- Two input clocks (K and  $\overline{K}$ ) for precise DDR timing at clock rising edges only
- Two output clocks (C and  $\overline{C}$ ) for precise flight time and clock skew matching-clock and data delivered together to receiving device
- Internally self-timed write control
- Clock-stop capability with µs restart
- User programmable impedance output
- Fast clock cycle time: 3.0 ns (333 MHz)/3.3 ns (300 MHz)/4.0 ns (250 MHz)/ 5.0 ns (200 MHz)/6.0 ns (167 MHz)
- Simple control logic for easy depth expansion
- JTAG boundary scan

#### **Ordering Information**

| Туре No.          | Organization | Cycle time | Clock frequency | Package              |
|-------------------|--------------|------------|-----------------|----------------------|
| HM66AQB36104BP-30 | 1-M word     | 3.0 ns     | 333 MHz         | Plastic FBGA 165-pin |
| HM66AQB36104BP-33 | imes 36-bit  | 3.3 ns     | 300 MHz         | (BP-165A)            |
| HM66AQB36104BP-40 |              | 4.0 ns     | 250 MHz         |                      |
| HM66AQB36104BP-50 |              | 5.0 ns     | 200 MHz         |                      |
| HM66AQB36104BP-60 |              | 6.0 ns     | 167 MHz         |                      |
| HM66AQB18204BP-30 | 2-M word     | 3.0 ns     | 333 MHz         | _                    |
| HM66AQB18204BP-33 | imes 18-bit  | 3.3 ns     | 300 MHz         |                      |
| HM66AQB18204BP-40 |              | 4.0 ns     | 250 MHz         |                      |
| HM66AQB18204BP-50 |              | 5.0 ns     | 200 MHz         |                      |
| HM66AQB18204BP-60 |              | 6.0 ns     | 167 MHz         |                      |
| HM66AQB9404BP-30  | 4-M word     | 3.0 ns     | 333 MHz         | _                    |
| HM66AQB9404BP-33  | imes 9-bit   | 3.3 ns     | 300 MHz         |                      |
| HM66AQB9404BP-40  |              | 4.0 ns     | 250 MHz         |                      |
| HM66AQB9404BP-50  |              | 5.0 ns     | 200 MHz         |                      |
| HM66AQB9404BP-60  |              | 6.0 ns     | 167 MHz         |                      |
| HM66AQB8404BP-30  | 4-M word     | 3.0 ns     | 333 MHz         | _                    |
| HM66AQB8404BP-33  | imes 8-bit   | 3.3 ns     | 300 MHz         |                      |
| HM66AQB8404BP-40  |              | 4.0 ns     | 250 MHz         |                      |
| HM66AQB8404BP-50  |              | 5.0 ns     | 200 MHz         |                      |
| HM66AQB8404BP-60  |              | 6.0 ns     | 167 MHz         |                      |

|   |      |           | <u> </u>  |                  | _               | •               | -               |                  | <u> </u>         | 10        |     |
|---|------|-----------|-----------|------------------|-----------------|-----------------|-----------------|------------------|------------------|-----------|-----|
|   | 1    | 2         | 3         | 4                | 5               | 6               | 7               | 8                | 9                | 10        | 11  |
| А | CQ   | $V_{ss}$  | NC        | W                | BW2             | K               | BW1             | R                | SA               | NC        | CQ  |
| В | Q27  | Q18       | D18       | SA               | BW3             | К               | BW0             | SA               | D17              | Q17       | Q8  |
| С | D27  | Q28       | D19       | V <sub>SS</sub>  | SA              | NC              | SA              | V <sub>ss</sub>  | D16              | Q7        | D8  |
| D | D28  | D20       | Q19       | V <sub>SS</sub>  | V <sub>ss</sub> | V <sub>SS</sub> | V <sub>ss</sub> | V <sub>SS</sub>  | Q16              | D15       | D7  |
| E | Q29  | D29       | Q20       | $V_{DDQ}$        | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | $V_{DDQ}$        | Q15              | D6        | Q6  |
| F | Q30  | Q21       | D21       | $V_{DDQ}$        | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | $V_{DDQ}$        | D14              | Q14       | Q5  |
| G | D30  | D22       | Q22       | $V_{DDQ}$        | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>ddq</sub> | Q13              | D13       | D5  |
| Н | DOFF | $V_{REF}$ | $V_{DDQ}$ | $V_{DDQ}$        | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>DDQ</sub> | $V_{\text{DDQ}}$ | $V_{REF}$ | ZQ  |
| J | D31  | Q31       | D23       | $V_{DDQ}$        | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | $V_{DDQ}$        | D12              | Q4        | D4  |
| К | Q32  | D32       | Q23       | $V_{DDQ}$        | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | $V_{DDQ}$        | Q12              | D3        | Q3  |
| L | Q33  | Q24       | D24       | V <sub>DDQ</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | $V_{DDQ}$        | D11              | Q11       | Q2  |
| М | D33  | Q34       | D25       | V <sub>SS</sub>  | V <sub>SS</sub> | V <sub>ss</sub> | V <sub>SS</sub> | V <sub>ss</sub>  | D10              | Q1        | D2  |
| Ν | D34  | D26       | Q25       | V <sub>ss</sub>  | SA              | SA              | SA              | V <sub>ss</sub>  | Q10              | D9        | D1  |
| Р | Q35  | D35       | Q26       | SA               | SA              | С               | SA              | SA               | Q9               | D0        | Q0  |
| R | TDO  | TCK       | SA        | SA               | SA              | C               | SA              | SA               | SA               | TMS       | TDI |

#### Pin Arrangement (HM66AQB36104) 165PIN-BGA

(Top view)

#### Pin Arrangement (HM66AQB18204) 165PIN-BGA

| - |      |                 |           |                  | 1               | 1               | 1               | 1                |           |           |     |
|---|------|-----------------|-----------|------------------|-----------------|-----------------|-----------------|------------------|-----------|-----------|-----|
|   | 1    | 2               | 3         | 4                | 5               | 6               | 7               | 8                | 9         | 10        | 11  |
| А | Q    | V <sub>ss</sub> | SA        | W                | BW1             | ĸ               | NC              | R                | SA        | NC        | CQ  |
| В | NC   | Q9              | D9        | SA               | NC              | K               | BW0             | SA               | NC        | NC        | Q8  |
| С | NC   | NC              | D10       | V <sub>SS</sub>  | SA              | NC              | SA              | V <sub>SS</sub>  | NC        | Q7        | D8  |
| D | NC   | D11             | Q10       | V <sub>SS</sub>  | V <sub>ss</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub>  | NC        | NC        | D7  |
| Е | NC   | NC              | Q11       | V <sub>ddq</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | $V_{DDQ}$        | NC        | D6        | Q6  |
| F | NC   | Q12             | D12       | V <sub>ddq</sub> | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>ddq</sub> | NC        | NC        | Q5  |
| G | NC   | D13             | Q13       | V <sub>DDQ</sub> | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | $V_{DDQ}$        | NC        | NC        | D5  |
| Н | DOFF | $V_{REF}$       | $V_{DDQ}$ | V <sub>ddq</sub> | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>ddq</sub> | $V_{DDQ}$ | $V_{REF}$ | ZQ  |
| J | NC   | NC              | D14       | V <sub>ddq</sub> | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>ddq</sub> | NC        | Q4        | D4  |
| К | NC   | NC              | Q14       | V <sub>DDQ</sub> | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>DDQ</sub> | NC        | D3        | Q3  |
| L | NC   | Q15             | D15       | $V_{DDQ}$        | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>ddq</sub> | NC        | NC        | Q2  |
| М | NC   | NC              | D16       | V <sub>SS</sub>  | V <sub>ss</sub> | V <sub>SS</sub> | V <sub>ss</sub> | V <sub>SS</sub>  | NC        | Q1        | D2  |
| Ν | NC   | D17             | Q16       | V <sub>SS</sub>  | SA              | SA              | SA              | V <sub>SS</sub>  | NC        | NC        | D1  |
| Р | NC   | NC              | Q17       | SA               | SA              | С               | SA              | SA               | NC        | D0        | Q0  |
| R | TDO  | TCK             | SA        | SA               | SA              | C               | SA              | SA               | SA        | TMS       | TDI |

(Top view)

|   | 1    | 2         | 3         | 4                | 5               | 6               | 7               | 8                | 9         | 10               | 11  |
|---|------|-----------|-----------|------------------|-----------------|-----------------|-----------------|------------------|-----------|------------------|-----|
| А | CQ   | $V_{ss}$  | SA        | W                | NC              | K               | NC              | R                | SA        | SA               | CQ  |
| В | NC   | NC        | NC        | SA               | NC              | К               | BW              | SA               | NC        | NC               | Q3  |
| С | NC   | NC        | NC        | V <sub>SS</sub>  | SA              | NC              | SA              | V <sub>ss</sub>  | NC        | NC               | D3  |
| D | NC   | D4        | NC        | V <sub>SS</sub>  | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>ss</sub>  | NC        | NC               | NC  |
| E | NC   | NC        | Q4        | $V_{DDQ}$        | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>DDQ</sub> | NC        | D2               | Q2  |
| F | NC   | NC        | NC        | $V_{\text{DDQ}}$ | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | $V_{DDQ}$        | NC        | NC               | NC  |
| G | NC   | D5        | Q5        | $V_{DDQ}$        | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | $V_{DDQ}$        | NC        | NC               | NC  |
| Н | DOFF | $V_{REF}$ | $V_{DDQ}$ | $V_{DDQ}$        | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>DDQ</sub> | $V_{DDQ}$ | V <sub>REF</sub> | ZQ  |
| J | NC   | NC        | NC        | $V_{DDQ}$        | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>DDQ</sub> | NC        | Q1               | D1  |
| К | NC   | NC        | NC        | $V_{DDQ}$        | $V_{DD}$        | V <sub>SS</sub> | $V_{DD}$        | $V_{DDQ}$        | NC        | NC               | NC  |
| L | NC   | Q6        | D6        | $V_{DDQ}$        | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>DDQ</sub> | NC        | NC               | Q0  |
| М | NC   | NC        | NC        | V <sub>SS</sub>  | V <sub>ss</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub>  | NC        | NC               | D0  |
| N | NC   | D7        | NC        | V <sub>SS</sub>  | SA              | SA              | SA              | V <sub>SS</sub>  | NC        | NC               | NC  |
| Р | NC   | NC        | Q7        | SA               | SA              | С               | SA              | SA               | NC        | D8               | Q8  |
| R | TDO  | TCK       | SA        | SA               | SA              | C               | SA              | SA               | SA        | TMS              | TDI |
|   |      |           |           |                  |                 |                 |                 |                  |           |                  |     |

#### Pin Arrangement (HM66AQB9404) 165PIN-BGA

(Top view)

### Pin Arrangement (HM66AQB8404) 165PIN-BGA

|   | 1    | 2               | 3         | 4                | 5               | 6               | 7               | 8                | 9         | 10        | 11  |
|---|------|-----------------|-----------|------------------|-----------------|-----------------|-----------------|------------------|-----------|-----------|-----|
| Α | CQ   | V <sub>ss</sub> | SA        | W                | NW1             | K               | NC              | R                | SA        | SA        | CQ  |
| В | NC   | NC              | NC        | SA               | NC              | К               | NW0             | SA               | NC        | NC        | Q3  |
| С | NC   | NC              | NC        | V <sub>ss</sub>  | SA              | NC              | SA              | V <sub>SS</sub>  | NC        | NC        | D3  |
| D | NC   | D4              | NC        | V <sub>SS</sub>  | V <sub>SS</sub> | V <sub>ss</sub> | V <sub>SS</sub> | V <sub>ss</sub>  | NC        | NC        | NC  |
| E | NC   | NC              | Q4        | $V_{DDQ}$        | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | $V_{DDQ}$        | NC        | D2        | Q2  |
| F | NC   | NC              | NC        | $V_{DDQ}$        | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | $V_{DDQ}$        | NC        | NC        | NC  |
| G | NC   | D5              | Q5        | $V_{DDQ}$        | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>DDQ</sub> | NC        | NC        | NC  |
| Н | DOFF | $V_{REF}$       | $V_{DDQ}$ | V <sub>DDQ</sub> | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | $V_{DDQ}$        | $V_{DDQ}$ | $V_{REF}$ | ZQ  |
| J | NC   | NC              | NC        | $V_{DDQ}$        | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | $V_{DDQ}$        | NC        | Q1        | D1  |
| К | NC   | NC              | NC        | $V_{DDQ}$        | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | $V_{DDQ}$        | NC        | NC        | NC  |
| L | NC   | Q6              | D6        | $V_{DDQ}$        | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | $V_{DDQ}$        | NC        | NC        | Q0  |
| М | NC   | NC              | NC        | V <sub>SS</sub>  | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub>  | NC        | NC        | D0  |
| Ν | NC   | D7              | NC        | V <sub>ss</sub>  | SA              | SA              | SA              | V <sub>ss</sub>  | NC        | NC        | NC  |
| Р | NC   | NC              | Q7        | SA               | SA              | С               | SA              | SA               | NC        | NC        | NC  |
| R | TDO  | TCK             | SA        | SA               | SA              | C               | SA              | SA               | SA        | TMS       | TDI |
|   |      |                 |           |                  |                 |                 |                 |                  |           |           |     |

(Top view)

### **Pin Descriptions**


|                         |       | e Descriptions  |
|-------------------------|-------|---|
| SAn                     | Input | Synchronous address inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K. Ball 2A is reserved for the next higher-order address input on future devices. All transactions operate on burst-of-four words (two clock periods of bus activity). These inputs are ignored when device is deselected.   |
| R                       | Input | Synchronous read: When low, this input causes the address inputs to be registered and a READ cycle to be initiated. This input must meet setup and hold times around the rising edge of K, and is ignored on the subsequent rising edge of K.   |
| W                       | Input | Synchronous write: When low, this input causes the address inputs to be registered and a WRITE cycle to be initiated. This input must meet setup and hold times around the rising edge of K, and is ignored on the subsequent rising edge of K.   |
| NWn<br>BW<br>BWn        | Input | Synchronous byte writes (nibble writes on $\times$ 8): When low, these inputs cause their respective byte or nibble to be registered and written during WRITE cycles. These signals must meet setup and hold times around the rising edges of K and $\overline{K}$ for each of two rising edges comprising the WRITE cycle. See Byte Write Truth Table for signal to data relationship.   |
| К, К                    | Input | Input clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of $\overline{K}$ . $\overline{K}$ is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.   |
| <u>C, </u> <del>C</del> | Input | Output clock: This clock pair provides a user-controlled means of tuning device output data. The rising edge of C is used as the output timing reference for second and fourth output data. The rising edge of $\overline{C}$ is used as the output reference for first and third output data. Ideally, $\overline{C}$ is 180 degrees out of phase with C. C and $\overline{C}$ may be tied high to force the use of K and $\overline{K}$ as the output reference clocks instead of having to provide C and $\overline{C}$ clocks. If tied high, C and $\overline{C}$ must remain high and not to be toggled during device operation. |
| DOFF                    | Input | DLL disable: When low, this input causes the DLL to be bypassed for stable, low frequency operation.  |
| ZQ                      | Input | Output impedance matching input: This input is used to tune the device outputs to the system data bus impedance. Q and CQ output impedance are set to $0.2 \times RQ$ , where RQ is a resistor from this ball to ground. Alternately, this ball can be connected directly to $V_{_{DDQ}}$ , which enables the minimum impedance mode. This ball cannot be connected directly to $V_{_{SS}}$ or left unconnected.  |
| TMS<br>TDI              | Input | IEEE1149.1 test inputs: 1.8 V I/O levels. These balls may be left not connected if the JTAG function is not used in the circuit.  |
| ТСК                     | Input | IEEE1149.1 clock input: 1.8 V I/O levels. This ball must be tied to $\rm V_{ss}$ if the JTAG function is not used in the circuit.   |

#### Name I/O type Descriptions


| DO to Do          | Lawrent | Over all and the second state of the second state and the state of the second state of |
|-------------------|---------|--|
| D0 to Dn          | input   | Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K and $\overline{K}$ during WRITE operations. See Pin Arrangement figures for ball site location of individual signals.  |
|                   |         | The ×8 device uses D0 to D7. Remaining signals are NC.   |
|                   |         | The $\times$ 9 device uses D0 to D8. Remaining signals are NC.   |
|                   |         | The $\times$ 18 device uses D0 to D17. Remaining signals are NC.   |
|                   |         | The $\times$ 36 device uses D0 to D35.   |
|                   |         | NC signals are read in the JTAG scan chain as the logic level applied to the ball site.  |
| CQ, <del>CQ</del> | Output  | Synchronous echo clock outputs: The edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tri-states.   |
| TDO               | Output  | IEEE 1149.1 test output: 1.8 V I/O level.  |
| Q0 to Qn          | Output  | Synchronous data outputs: Output data is synchronized to the respective C and $\overline{C}$ , or to the respective K and $\overline{K}$ rising edges if C and $\overline{C}$ are tied high. This bus operates in response to $\overline{R}$ commands. See Pin Arrangement figures for ball site location of individual signals.<br>The ×8 device uses Q0 to Q7. Remaining signals are NC.<br>The ×9 device uses Q0 to Q8. Remaining signals are NC.<br>The ×18 device uses Q0 to Q17. Remaining signals are NC.<br>The ×36 device uses Q0 to Q35.   |
|                   |         | NC signals are read in the JTAG scan chain as the logic level applied to the ball site.  |
| $V_{dd}$          | Supply  | Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.  |
| $V_{ddq}$         | Supply  | Power supply: Isolated output buffer supply. Nominally 1.5 V. 1.8 V is also permissible. See DC Characteristics and Operating Conditions for range.  |
| V <sub>ss</sub>   | Supply  | Power supply: Ground   |
| $V_{ref}$         | _       | HSTL input reference voltage: Nominally $V_{_{DDQ}}/2$ . Provides a reference voltage for the input buffers.   |
| NC                |         | No connect: These signals are internally connected and appear in the JTAG scan chain as the logic level applied to the ball sites. These signals may be connected to ground to improve package heat dissipation.   |


Note: 1. All power supply and ground balls must be connected for proper operation of the device.

#### Block Diagram (HM66AQB36104)




#### Block Diagram (HM66AQB18204)





#### **Block Diagram** (HM66AQB9404)

#### Block Diagram (HM66AQB8404)



#### **Truth Table**

| Operation  | к       | R        | $\overline{\mathbf{W}}$ | D or Q   |
|--|---------|----------|-------------------------|--|
| WRITE cycle  | L→H     | $H^{*7}$ | L*8                     | Data in  |
| Load address, input write data o two consecutive K and $\overline{K}$ rising | n       |          |                         | Input $D_A(A+0)$ $D_A(A+1)$ $D_A(A+2)$ $D_A(A+3)$ data   |
| edges  |         |          |                         | Input K(t+1) $\uparrow$ $\overline{K}$ (t+1) $\uparrow$ K(t+2) $\uparrow$ $\overline{K}$ (t+2) $\uparrow$ clock      |
| READ cycle   | L→H     | L*8      | ×                       | Data out   |
| Load address, read data on two consecutive C and $\overline{C}$ rising       |         |          |                         | Output $Q_A(A+0)$ $Q_A(A+1)$ $Q_A(A+2)$ $Q_A(A+3)$ data  |
| edges  |         |          |                         | Output $\overline{C}(t+1)^{\uparrow}$ C(t+2) $^{\uparrow}$ $\overline{C}(t+2)^{\uparrow}$ C(t+3) $^{\uparrow}$ clock |
| NOP (No operation)   | L→H     | Н        | Н                       | D = x or $Q = High-Z$  |
| STANDBY (Clock stopped)  | Stopped | ×        | ×                       | Previous state   |

Notes: 1. H: high level, L: low level,  $\times$ : don't care,  $\uparrow$ : rising edge.

2. Data inputs are registered at K and  $\overline{K}$  rising edges. Data outputs are delivered at C and  $\overline{C}$  rising edges, except if C and  $\overline{C}$  are high, then data outputs are delivered at K and  $\overline{K}$  rising edges.

- 3. R and W must meet setup/hold times around the rising edges (low to high) of K and are registered at the rising edge of K.
- 4. This device contains circuitry that will ensure the outputs will be in high-Z during power-up.
- 5. Refer to state diagram and timing diagrams for clarification.
- 6. It is recommended that  $(K) = /(\overline{K}) = (C) = /(\overline{C})$  when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
- 7. If this signal was low to initiate the previous cycle, this signal becomes a "don't care" for this operation; however, it is strongly recommended that this signal be brought high, as shown in the truth table.
- This signal was high on previous K clock rising edge. Initiating consecutive READ or WRITE operations on consecutive K clock rising edges is not permitted. The device will ignore the second request.

#### **Byte Write Truth Table**

(HM66AQB36104)

| Operation        | к   | ĸ   | <b>BWO</b> | BW1 | BW2 | BW3 |  |
|------------------|-----|-----|------------|-----|-----|-----|--|
| Write D0 to D35  | L→H | _   | 0          | 0   | 0   | 0   |  |
|                  | _   | L→H | 0          | 0   | 0   | 0   |  |
| Write D0 to D8   | L→H | _   | 0          | 1   | 1   | 1   |  |
|                  |     | L→H | 0          | 1   | 1   | 1   |  |
| Write D9 to D17  | L→H | _   | 1          | 0   | 1   | 1   |  |
|                  |     | L→H | 1          | 0   | 1   | 1   |  |
| Write D18 to D26 | L→H | —   | 1          | 1   | 0   | 1   |  |
|                  | _   | L→H | 1          | 1   | 0   | 1   |  |
| Write D27 to D35 | L→H | _   | 1          | 1   | 1   | 0   |  |
|                  | _   | L→H | 1          | 1   | 1   | 0   |  |
| Write nothing    | L→H | _   | 1          | 1   | 1   | 1   |  |
|                  |     | L→H | 1          | 1   | 1   | 1   |  |

Notes: 1. H: high level, L: low level,  $\rightarrow$ : rising edge.

2. Assumes a WRITE cycle was initiated. BW0 to BW3 can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

#### (HM66AQB18204)

| Operation       | К   | K   | BWO | BW1 |
|-----------------|-----|-----|-----|-----|
| Write D0 to D17 | L→H |     | 0   | 0   |
|                 | _   | L→H | 0   | 0   |
| Write D0 to D8  | L→H |     | 0   | 1   |
|                 | _   | L→H | 0   | 1   |
| Write D9 to D17 | L→H |     | 1   | 0   |
|                 | _   | L→H | 1   | 0   |
| Write nothing   | L→H |     | 1   | 1   |
| _               | _   | L→H | 1   | 1   |

Notes: 1. H: high level, L: low level,  $\rightarrow$ : rising edge.

2. Assumes a WRITE cycle was initiated. BW0 and BW1 can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

#### (HM66AQB9404)

| Operation      | к   | ĸ   | BW |  |
|----------------|-----|-----|----|--|
| Write D0 to D8 | L→H |     | 0  |  |
|                |     | L→H | 0  |  |
| Write nothing  | L→H |     | 1  |  |
|                |     | L→H | 1  |  |

Notes: 1. H: high level, L: low level,  $\rightarrow$ : rising edge.

2. Assumes a WRITE cycle was initiated. BW can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.


#### (HM66AQB8404)

| Operation      | К   | ĸ   | NW0 | NW1 |  |
|----------------|-----|-----|-----|-----|--|
| Write D0 to D7 | L→H | _   | 0   | 0   |  |
|                | _   | L→H | 0   | 0   |  |
| Write D0 to D3 | L→H | _   | 0   | 1   |  |
|                | _   | L→H | 0   | 1   |  |
| Write D4 to D7 | L→H | _   | 1   | 0   |  |
|                | _   | L→H | 1   | 0   |  |
| Write nothing  | L→H | _   | 1   | 1   |  |
|                |     | L→H | 1   | 1   |  |

Notes: 1. H: high level, L: low level,  $\rightarrow$ : rising edge.

2. Assumes a WRITE cycle was initiated. NW0 and NW1 can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

#### **Bus Cycle State Diagram**



- Notes: 1. The address is concatenated with two additional internal LSBs to facilitate burst operation. The address order is always fixed as: xxx...xxx+0, xxx...xxx+1, xxx...xxx+2, xxx...xxx+3. Bus cycle is terminated at the end of this sequence (burst count = 4).
  - 2. Read and write state machines can be active simultaneously. Read and write cannot be simultaneously initiated. Read takes precedence.
  - 3. State machine control timing is controlled by K.

#### **Absolute Maximum Ratings**

| Parameter                 | Symbol           | Rating   | Unit | Notes |
|---------------------------|------------------|--|------|-------|
| Input voltage on any ball | V <sub>IN</sub>  | –0.5 to V <sub>DD</sub> + 0.5<br>(2.9 V max.)  | V    | 1, 4  |
| Input/output voltage      | V <sub>I/O</sub> | –0.5 to V <sub>DDQ</sub> + 0.5<br>(2.9 V max.) | V    | 1, 4  |
| Core supply voltage       | V <sub>DD</sub>  | -0.5 to 2.9                                    | V    | 1, 4  |
| Output supply voltage     | V <sub>ddq</sub> | –0.5 to $V_{\scriptscriptstyle DD}$            | V    | 1, 4  |
| Junction temperature      | Tj               | +125 (max)                                     | °C   |       |
| Storage temperature       | T <sub>stg</sub> | -55 to +125                                    | °C   |       |

Notes: 1. All voltage is referenced to V<sub>ss</sub>.

 Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted the Operation Conditions. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

3. These CMOS memory circuits have been designed to meet the DC and AC specifications shown in the tables after thermal equilibrium has been established.

4. The following supply voltage application sequence is recommended:  $V_{ss}$ ,  $V_{dd}$ ,  $V_{ddd}$ ,  $V_{REF}$  then  $V_{IN}$ . Remember, according to the Absolute Maximum Ratings table,  $V_{ddd}$  is not to exceed 2.9 V, whatever the instantaneous value of  $V_{ddd}$ .

| Parameter                   | Symbol                        | Min                    | Тур  | Max                                 | Unit | Notes |
|-----------------------------|-------------------------------|------------------------|------|-------------------------------------|------|-------|
| Power supply voltage core   | $V_{\text{dd}}$               | 1.7                    | 1.8  | 1.9                                 | V    |       |
| Power supply voltage I/O    | V                             | 1.4                    | 1.5  | V <sub>DD</sub>                     | V    |       |
| Input reference voltage I/O | $V_{ref}$                     | 0.68                   | 0.75 | 0.95                                | V    | 1     |
| Input high voltage          | $V_{\text{IH (DC)}}$          | V <sub>REF</sub> + 0.1 | _    | $V_{DDQ}$ + 0.3                     | V    | 2, 3  |
| Input low voltage           | $V_{_{\text{IL}(\text{DC})}}$ | -0.3                   |      | $V_{\scriptscriptstyle REF}^{}-0.1$ | V    | 2, 3  |

#### **Recommended DC Operating Conditions** (Ta = 0 to +70°C)

Notes: 1. Peak to peak AC component superimposed on V<sub>REF</sub> may not exceed 5% of V<sub>REF</sub>.

2. V<sub>REF</sub> = 0.75 V (typ).

3. Overshoot:  $V_{_{\text{IH}(AC)}} \leq V_{_{\text{DD}}} + 0.7 \text{ V for } t \leq t_{_{\text{KHKH}}}/2$ Undershoot:  $V_{_{\text{IL}(AC)}} \geq -0.5 \text{ V for } t \leq t_{_{\text{KHKH}}}/2$ Power-up:  $V_{_{\text{IL}}} \leq V_{_{\text{DDQ}}} + 0.3 \text{ V and } V_{_{\text{DD}}} \leq 1.7 \text{ V and } V_{_{\text{DDQ}}} \leq 1.4 \text{ V for } t \leq 200 \text{ ms}$ During normal operation,  $V_{_{\text{DDQ}}}$  must not exceed  $V_{_{\text{DD}}}$ . Control input signals may not have pulse widths less than  $t_{_{\text{KHKL}}}$  (min) or operate at cycle rates less than  $t_{_{\text{KHKH}}}$  (min).

#### **DC Characteristics** (Ta = 0 to +70°C, $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$ )

|                              |                 |                    |     | 6AQB3<br>6AQB9 | 1   |     |     |     |      |       |
|------------------------------|-----------------|--------------------|-----|----------------|-----|-----|-----|-----|------|-------|
|                              |                 |                    |     | -30            | -33 | -40 | -50 | -60 | -    |       |
| Parameter                    | Symbol          |                    | Тур | Max            | ax  |     |     |     | Unit | Notes |
| Operating supply current     |                 |                    |     |                |     |     |     |     |      |       |
| (READ / WRITE)               | (×8 / ×9 / ×18) | )   <sub>DD</sub>  | TBD | 525            | 475 | 400 | 330 | 280 | mA   |       |
|                              | (×36)           | I <sub>DD</sub>    | TBD | 710            | 640 | 545 | 445 | 380 | mA   |       |
| Standby supply current (NOP) |                 |                    |     |                |     |     |     |     |      |       |
|                              | (×8 / ×9 / ×18) | )   <sub>SB1</sub> | TBD | 255            | 235 | 200 | 170 | 145 | mA   |       |
|                              | (×36)           | I <sub>SB1</sub>   | TBD | 265            | 245 | 210 | 180 | 155 | mA   |       |
|                              |                 |                    |     |                |     |     |     |     |      |       |

Notes: 1. All inputs (except ZQ,  $V_{_{REF}}$ ) are held at either  $V_{_{IH}}$  or  $V_{_{IL}}$ .

2.  $I_{\text{out}} = 0 \text{ mA.} V_{\text{dd}} = V_{\text{dd}} \text{ max}, t_{\text{KHKH}} = t_{\text{KHKH}} \text{ min.}$ 

3. Typical values are measured at V<sub>DD</sub> = 1.8 V, V<sub>DDQ</sub> = 1.5 V, Ta = +25°C, and  $t_{KHKH}$  = 6 ns.

4. Operating supply currents are measured at 100% bus utilization.

5. NOP currents are valid when entering NOP after all pending READ and WRITE cycles are completed.

| Parameter              | Symbol                   | Min                               | Мах                                  | Unit | Test conditions                  | Notes |
|------------------------|--------------------------|-----------------------------------|--------------------------------------|------|----------------------------------|-------|
| Input leakage current  | l <sub>u</sub>           | -2                                | 2                                    | μΑ   |                                  | 8     |
| Output leakage current | : I <sub>LO</sub>        | -2                                | 2                                    | μΑ   |                                  | 9     |
| Output high voltage    | V <sub>он</sub><br>(Low) | $V_{\text{DDQ}} - 0.2$            | V <sub>ddq</sub>                     | V    | $ I_{_{OH}}  \le 0.1 \text{ mA}$ | 3, 4  |
|                        | V <sub>OH</sub>          | $V_{_{DDQ}}/2 - 0.08$             | $V_{_{DDQ}}/2 + 0.08$                | V    | Notes1                           | 3, 4  |
| Output low voltage     | V <sub>oL</sub><br>(Low) | V <sub>ss</sub>                   | 0.2                                  | V    | $I_{_{OL}} \le 0.1 \text{ mA}$   | 3, 4  |
|                        | V <sub>ol</sub>          | $V_{_{DDQ}}/2 - 0.08$             | $V_{_{DDQ}}/2 + 0.08$                | V    | Notes2                           | 3, 4  |
| Output "High" current  | I <sub>он</sub>          | (V <sub>DDQ</sub> /2)/(RQ/5 + 10% | b) (V <sub>DDQ</sub> /2)/(RQ/5 – 10% | ) mA |                                  | 5, 7  |
| Output "Low" current   | I <sub>ol</sub>          | $(V_{_{DDQ}}/2)/(RQ/5-10\%)$      | ) (V <sub>DDQ</sub> /2)/(RQ/5 + 10%  | ) mA |                                  | 6, 7  |

- Notes: 1. Outputs are impedance-controlled.  $|I_{OH}| = (V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \Omega$ .
  - 2. Outputs are impedance-controlled.  $I_{OL} = (V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \Omega$ .
  - 3. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
  - 4. HSTL outputs meet JEDEC HSTL Class I and Class II standards.
  - 5. Measured at  $V_{OH} = V_{DDO}/2$
  - 6. Measured at  $V_{OL} = V_{DDQ}/2$
  - 7. Output buffer impedance can be programmed by terminating the ZQ ball to V<sub>ss</sub> through a precision resistor (RQ). The value of RQ is five times the output impedance desired. The allowable range of RQ to guarantee impedance matching with a tolerance of 10% is 250  $\Omega$  typical. The total external capacitance of ZQ ball must be less than 7.5 pF.
  - 8.  $0 \le V_{IN} \le V_{DDQ}$  for all input balls (except  $V_{REF}$ , ZQ ball)
  - 9.  $0 \le V_{\text{out}} \le V_{\text{DDQ}}$ , output disabled.
  - $10.V_{DDO} = 1.5 \text{ V} \pm 0.1 \text{ V}$

#### Parameter Symbol Min **Test conditions** Typ Max Unit Input capacitance C 5 $V_{IN} = 0 V$ 4 pF Clock input capacitance $\mathbf{C}_{\text{CLK}}$ 5 6 pF $V_{CLK} = 0 V$ Input/output capacitance (D, Q) C<sub>I/O</sub> 7 pF $V_{1/0} = 0 V$ 6

#### **Capacitance** (Ta = $+25^{\circ}$ C, f = 1.0 MHz, V<sub>DD</sub> = 1.8 V)


Notes: 1. These parameters are sampled and not 100% tested.

2. Parameters tested with RQ = 250  $\Omega$  and V<sub>DDQ</sub> = 1.5 V.


AC Characteristics (Ta = 0 to +70°C,  $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$ )

#### **Test Conditions**


Input waveform (Rise/fall time  $\leq 0.3$  ns)



Output waveform



Output load condition



#### **Operating Conditions**

| Parameter          | Symbol               | Min                    | Тур | Мах                | Unit | Notes   |
|--------------------|----------------------|------------------------|-----|--------------------|------|---------|
| Input high voltage | $V_{\text{IH (AC)}}$ | V <sub>REF</sub> + 0.2 | —   | —                  | V    | 1, 2, 3 |
| Input low voltage  | V <sub>IL (AC)</sub> | —                      | _   | $V_{_{REF}} - 0.2$ | V    | 1, 2, 3 |

Notes: 1. All voltages referenced to  $V_{ss}$  (GND).

2. Overshoot: V<sub>IH (AC)</sub> ≤ V<sub>DD</sub> + 0.7 V for t ≤ t<sub>KHKH</sub>/2 Undershoot: V<sub>IL (AC)</sub> ≥ -0.5 V for t ≤ t<sub>KHKH</sub>/2 Power-up: V<sub>IH</sub> ≤ V<sub>DDQ</sub> + 0.3 V and V<sub>DD</sub> ≤ 1.7 V and V<sub>DDQ</sub> ≤ 1.4 V for t ≤ 200 ms During normal operation, V<sub>DDQ</sub> must not exceed V<sub>DD</sub>. R and W signals may not have pulse widths less than t<sub>KHKL</sub> (min) or operate at cycle rates less than t<sub>KHKH</sub> (min).
3. To maintain a valid level, the transitioning edge of the input must:
a. Sustain a constant slew rate from the current AC level through the target AC level, V<sub>IL (AC)</sub> or V<sub>IH (AC)</sub>.
b. Reach at least the target AC level.

c. After the AC target level is reached, continue to maintain at least the target DC level, V\_{\_{\rm IL\,(DC)}} or V\_ $_{_{\rm IH\,(DC)}}$ .

#### HM66AQB36104/HM66AQB18204 HM66AQB9404/HM66AQB8404

|   |                         | HM66AQB9404/HM66AQB8404 |      |       |         |       |      |       |      |       |      |       |   |
|---|-------------------------|-------------------------|------|-------|---------|-------|------|-------|------|-------|------|-------|---|
|   |                         | -30 -33 -40             |      |       | -50 -60 |       |      |       |      |       |      |       |   |
| Parameter Symbol  | Min                     | Max                     | Min  | Max   | Min     | Max   | Min  | Max   | Min  | Max   | Unit | Notes |   |
| Average clock<br>cycle time<br>$(K, \overline{K}, C, \overline{C})$   | t <sub>кнкн</sub>       | 3.00                    | 3.47 | 3.30  | 4.20    | 4.00  | 5.25 | 5.00  | 6.30 | 6.00  | 7.88 | ns    |   |
| Clock phase<br>jitter<br>(K, K̄, C, C̄)   | t <sub>ĸc</sub> var     |                         | 0.20 | _     | 0.20    | _     | 0.20 | _     | 0.20 | —     | 0.20 | ns    | 3 |
| Clock high time $(K, \overline{K}, C, \overline{C})$  | t <sub>khkl</sub>       | 1.20                    |      | 1.32  |         | 1.60  |      | 2.00  |      | 2.40  |      | ns    |   |
| Clock low time $(K, \overline{K}, C, \overline{C})$   | t <sub>klkh</sub>       | 1.20                    | _    | 1.32  | —       | 1.60  | —    | 2.00  | —    | 2.40  |      | ns    |   |
| $\frac{\text{Clock to }\overline{\text{clock}}}{(\text{K to }\overline{\text{K}}, \text{C to }\overline{\text{C}})}$    | t <sub>ĸн/ĸн</sub>      | 1.35                    | _    | 1.49  | _       | 1.80  | _    | 2.20  | —    | 2.70  |      | ns    |   |
| $\frac{\overline{\text{Clock}} \text{ to clock}}{(\overline{\text{K}} \text{ to K}, \overline{\text{C}} \text{ to C})}$ | t <sub>/KHKH</sub>      | 1.35                    | _    | 1.49  | _       | 1.80  |      | 2.20  | _    | 2.70  | _    | ns    |   |
| Clock to data<br>clock<br>(K to C, $\overline{K}$ to $\overline{C}$ )   | t <sub>кнсн</sub>       | 0                       | 1.30 | 0     | 1.45    | 0     | 1.80 | 0     | 2.30 | 0     | 2.80 | ns    |   |
| DLL lock time<br>(K, C)   | $t_{\rm \tiny KC}$ lock | 1,024                   |      | 1,024 | _       | 1,024 | _    | 1,024 | _    | 1,024 |      | Cycle | 2 |
| K static to DLL reset   | t <sub>ĸc</sub> reset   | 30                      |      | 30    |         | 30    |      | 30    | —    | 30    |      | ns    |   |
| C, $\overline{C}$ high to output valid  | t <sub>chqv</sub>       |                         | 0.45 | _     | 0.45    | —     | 0.45 | _     | 0.45 | —     | 0.50 | ns    |   |
| $C, \overline{C}$ high to output hold   | t <sub>CHQX</sub>       | -0.45                   | _    | -0.45 | _       | -0.45 |      | -0.45 | _    | -0.50 | _    | ns    |   |
| C, C high to<br>echo clock<br>valid   | t <sub>chcqv</sub>      |                         | 0.45 |       | 0.45    | —     | 0.45 | _     | 0.45 |       | 0.50 | ns    |   |
| $\overline{C}, \overline{C}$ high to echo clock hold  | t <sub>chcqx</sub>      | -0.45                   |      | -0.45 | _       | -0.45 | _    | -0.45 | —    | -0.50 |      | ns    |   |
| CQ, CQ high to output valid   | t <sub>CQHQV</sub>      |                         | 0.25 |       | 0.27    |       | 0.30 |       | 0.35 | _     | 0.40 | ns    | 4 |
| $CQ, \overline{CQ}$ high to output hold   | t <sub>cqhqx</sub>      | -0.25                   | —    | -0.27 | —       | -0.30 | —    | -0.35 | —    | -0.40 | —    | ns    | 4 |
| C high to<br>output high-Z  | t <sub>chqz</sub>       | _                       | 0.45 |       | 0.45    |       | 0.45 |       | 0.45 |       | 0.50 | ns    | 5 |
| C high to<br>output low-Z   | t <sub>CHQX1</sub>      | -0.45                   |      | -0.45 |         | -0.45 | _    | -0.45 |      | -0.50 |      | ns    | 5 |

#### HM66AQB36104/HM66AQB18204 HM66AQB9404/HM66AQB8404

|  | -30  |     | -33  |     | -40  |     | -50  |     | -60  |     | -    |       |
|--|------|-----|------|-----|------|-----|------|-----|------|-----|------|-------|
| Parameter Symbol   | Min  | Max | Min  | Мах | Min  | Мах | Min  | Max | Min  | Max | Unit | Notes |
| Address valid t <sub>аvкн</sub><br>to K rising edge  | 0.40 | _   | 0.40 |     | 0.50 |     | 0.60 |     | 0.70 |     | ns   | 1     |
| Control inputs t <sub>IVKH</sub><br>valid to K rising<br>edge  | 0.40 |     | 0.40 |     | 0.50 |     | 0.60 |     | 0.70 |     | ns   | 1     |
| Data-in valid to t <sub>ovke</sub><br>K,   | 0.28 |     | 0.30 |     | 0.35 |     | 0.40 |     | 0.50 | —   | ns   | 1     |
| K rising edge to t <sub>ĸнах</sub><br>address hold   | 0.40 | _   | 0.40 | _   | 0.50 | _   | 0.60 | _   | 0.70 | _   | ns   | 1     |
| K rising edge to t <sub>кніх</sub><br>control inputs<br>hold   | 0.40 |     | 0.40 |     | 0.50 |     | 0.60 |     | 0.70 |     | ns   | 1     |
| K, $\overline{K}$ rising $t_{KHDX}$<br>edge to data-in<br>hold   | 0.28 |     | 0.30 |     | 0.35 |     | 0.40 |     | 0.50 |     | ns   | 1     |
| edge<br>K rising edge to t <sub>KHAX</sub><br>address hold<br>K rising edge to t <sub>KHIX</sub><br>control inputs<br>hold<br>K, K rising t <sub>KHDX</sub><br>edge to data-in | 0.40 | _   | 0.40 | _   | 0.50 | _   | 0.60 |     | 0.70 | -   | ns   |       |

Notes: 1. This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.

2.  $V_{_{DD}}$  slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once  $V_{_{DD}}$  and input clock are stable.

It is recommended that the device is kept inactive during these cycles.


- 3. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- Echo clock is very tightly controlled to data valid / data hold. By design, there is a ±0.1 ns
  variation from echo clock to data. The datasheet parameters reflect tester guardbands and test
  setup variations.
- 5. Transitions are measured  $\pm 100 \text{ mV}$  from steady-state voltage.
- 6. At any given voltage and temperature  $t_{cHoz}$  is less than  $t_{cHoz1}$  and  $t_{cHoz2}$  less than  $t_{cHoz2}$ .

Remarks: 1. This parameter is sampled.

- 2. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
- 3. Control input signals may not be operated with pulse widths less than  $t_{KHKI}$  (min).
- 4. If C,  $\overline{C}$  are tied high, K,  $\overline{K}$  become the references for C,  $\overline{C}$  timing parameters.
- 5. V<sub>DDQ</sub> is +1.5 V DC.

#### **Timing Waveforms**

#### **Read and Write Timing**



Notes: 1. Q00 refers to output from address A0 + 0. Q01 refers to output from the next internal burst address following A0, i.e., A0 + 1.

- 2. Outputs are disable (high-Z) one clock cycle after a NOP.
- 3. In this example, if address A2 = A1, then data Q20 = D10, Q21 = D11. Write data is forwarded immediately as read results.

#### **JTAG Specification**

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

#### **Disabling the Test Access Port**

It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfering with normal operation of the device, TCK must be tied to  $V_{ss}$  to preclude mid level inputs. TDI and TMS are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to  $V_{DD}$  through a 1k $\Omega$  resistor. TDO should be left unconnected.

| Symbol I/O | Pin assignments | Description   |
|------------|-----------------|---|
| ТСК        | 2R              | Test clock input. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.   |
| TMS        | 10R             | Test mode select. This is the command input for the TAP controller state machine.   |
| TDI        | 11R             | Test data input. This is the input side of the serial registers<br>placed between TDI and TDO. The register placed between<br>TDI and TDO is determined by the state of the TAP controller<br>state machine and the instruction that is currently loaded in<br>the TAP instruction. |
| TDO        | 1R              | Test data output. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.  |

#### **Test Access Port (TAP) Pins**

Note: The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held high for five rising edges of TCK. The TAP controller state is also reset on SRAM POWER-UP.

| Parameter              | Symbol           | Min  | Max                   | Unit | Conditions                                    |
|------------------------|------------------|------|-----------------------|------|---|
| Input high voltage     | V <sub>IH</sub>  | 1.3  | V <sub>DD</sub> + 0.3 | V    |   |
| Input low voltage      | V                | -0.3 | +0.5                  | V    |   |
| Input leakage current  | I <sub>LI</sub>  | -5.0 | +5.0                  | μΑ   | $0~V \leq V_{_{\rm IN}} \leq V_{_{\rm DD}}$   |
| Output leakage current | I <sub>LO</sub>  | -5.0 | +5.0                  | μΑ   | $0 V \le V_{IN} \le V_{DD}$ , output disabled |
| Output low voltage     | V <sub>ol1</sub> | _    | 0.2                   | V    | $I_{\text{olc}} = 100 \ \mu\text{A}$          |
|                        | V <sub>ol2</sub> | _    | 0.4                   | V    | I <sub>olt</sub> = 2 mA                       |
| Output high voltage    | V <sub>OH1</sub> | 1.6  | _                     | V    | $ I_{_{OHC}}  = 100 \ \mu A$                  |
|                        | V <sub>OH2</sub> | 1.4  | _                     | V    | I <sub>οнт</sub>   = 2 mA                     |

**TAP DC Operating Characteristics** (Ta = 0 to +70°C,  $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$ )


Notes: 1. All voltages referenced to  $V_{ss}$  (GND).

2. Power-up:  $V_{H} \le V_{DDQ} + 0.3 \text{ V}$  and  $V_{DD} \le +1.7 \text{ V}$  and  $V_{DDQ} \le +1.4 \text{ V}$  for t  $\le 200 \text{ ms}$ 3. In "EXTEST" mode and "SAMPLE" mode,  $V_{DDQ}$  is nominally 1.5 V.


#### **TAP AC Test Condition**

| • Temperature                                     | $0^{\circ}C \le Ta \le +70^{\circ}C$ |
|---|--------------------------------------|
| • Input timing measurement reference levels       | 0.9 V                                |
| • Input pulse levels                              | 0 V to 1.8 V                         |
| • Input rise/fall time                            | $\leq 1.0$ ns                        |
| • Output timing measurement reference levels      | 0.9 V                                |
| • Test load termination supply voltage $(V_{TT})$ | 0.9 V                                |
| Output load                                       | See figures                          |


Input waveform



Output waveform



Output load




Rev.0.2, Jan. 2003, page 23 of 31

| Parameter                   | Symbol            | Min | Max | Unit | Note |
|-----------------------------|-------------------|-----|-----|------|------|
| Test clock cycle time       | t <sub>тнтн</sub> | 100 | _   | ns   |      |
| Test clock high pulse width | t <sub>THTL</sub> | 40  | —   | ns   |      |
| Test clock low pulse width  | t <sub>tlth</sub> | 40  | —   | ns   |      |
| Test mode select setup      | t <sub>MVTH</sub> | 10  | —   | ns   |      |
| Test mode select hold       | t <sub>THMX</sub> | 10  | —   | ns   |      |
| Capture setup               | t <sub>cs</sub>   | 10  | —   | ns   | 1    |
| Capture hold                | t <sub>ch</sub>   | 10  | _   | ns   | 1    |
| TDI valid to TCK high       | t <sub>dvth</sub> | 10  | —   | ns   |      |
| TCK high to TDI invalid     | t <sub>THDX</sub> | 10  |     | ns   |      |
| TCK low to TDO unknown      | t <sub>TLQX</sub> | 0   |     | ns   |      |
| TCK low to TDO valid        | t <sub>TLQV</sub> | _   | 20  | ns   |      |

#### **TAP AC Operating Characteristics** (Ta = 0 to +70°C, $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$ )

Note: 1.  $t_{cs} + t_{cH}$  defines the minimum pause in RAM I/O pad transitions to assure pad data capture.

#### **TAP Controller Timing Diagram**



#### **Test Access Port Registers**

| Register name          | Length   | Symbol     |  |
|------------------------|----------|------------|--|
| Instruction register   | 3 bits   | IR [2:0]   |  |
| Bypass register        | 1 bit    | BP         |  |
| ID register            | 32 bits  | ID [31:0]  |  |
| Boundary scan register | 109 bits | BS [109:1] |  |

#### **TAP Controller Instruction Set**

| IR2 | IR1 | IR0 | Instruction          | Description   | Notes |
|-----|-----|-----|----------------------|---|-------|
| 0   | 0   | 0   | EXTEST               | The EXTEST instruction allows circuitry external to the component package to be tested. Boundary scan register cells at output balls are used to apply test vectors, while those at input balls capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the Update-IR state of EXTEST, the output drive is turned on and the PRELOAD data is driven onto the output balls.  | 1, 2  |
| 0   | 0   | 1   | IDCODE               | The IDCODE instruction causes the ID ROM to be loaded into<br>the ID register when the controller is in capture-DR mode and<br>places the ID register between the TDI and TDO balls in shift-<br>DR mode. The IDCODE instruction is the default instruction<br>loaded in at power up and any time the controller is placed in<br>the Test-Logic-Reset state.  |       |
| 0   | 1   | 0   | SAMPLE-Z             | If the SAMPLE-Z instruction is loaded in the instruction register,<br>all RAM outputs are forced to an inactive drive state (high-Z,<br>except CQ, CQ ball) and the boundary register is connected<br>between TDI and TDO when the TAP controller is moved to the<br>shift-DR state.  |       |
| 0   | 1   | 1   | RESERVED             | These instructions are not implemented but are reserved for future use. Do not use these instructions.  |       |
| 1   | 0   | 0   | SAMPLE<br>(-PRELOAD) | When the SAMPLE instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to SAMPLE metastable input will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time ( $t_{cs}$ plus $t_{cH}$ ). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register between the TDI and TDO balls. |       |
| 1   | 0   | 1   | RESERVED             |   |       |
| 1   | 1   | 0   | RESERVED             |   |       |
| 1   | 1   | 1   | BYPASS               | The BYPASS instruction is loaded in the instruction register<br>when the bypass register is placed between TDI and TDO.<br>This occurs when the TAP controller is moved to the shift-DR<br>state. This allows the board level scan path to be shortened to<br>facilitate testing of other devices in the scan path.   |       |

2. After performing EXTEST, power-up conditions are required in order to return part to normal operation.

### **ID Register**

| Part         | Revision number<br>(31:29) | Type number (28:12) | Vendor JEDEC code<br>(11:1) | Start<br>bit (0) |
|--------------|----------------------------|---------------------|-----------------------------|------------------|
| HM66AQB36104 | 000                        | 00010011010101010   | 0000000111                  | 1                |
| HM66AQB18204 | 000                        | 00010010010101010   | 0000000111                  | 1                |
| HM66AQB9404  | 000                        | 00010000010101010   | 0000000111                  | 1                |
| HM66AQB8404  | 000                        | 00010001010101010   | 0000000111                  | 1                |

### **Boundary Scan Order**

|       |         | Signa |    |     |     |
|-------|---------|-------|----|-----|-----|
| Bit # | Ball ID | ×8    | ×9 | ×18 | ×36 |
| 1     | 6R      | C     | C  | C   | C   |
| 2     | 6P      | С     | С  | С   | С   |
| 3     | 6N      | SA    | SA | SA  | SA  |
| 4     | 7P      | SA    | SA | SA  | SA  |
| 5     | 7N      | SA    | SA | SA  | SA  |
| 6     | 7R      | SA    | SA | SA  | SA  |
| 7     | 8R      | SA    | SA | SA  | SA  |
| 8     | 8P      | SA    | SA | SA  | SA  |
| 9     | 9R      | SA    | SA | SA  | SA  |
| 10    | 11P     | NC    | Q8 | Q0  | Q0  |
| 11    | 10P     | NC    | D8 | D0  | D0  |
| 12    | 10N     | NC    | NC | NC  | D9  |
| 13    | 9P      | NC    | NC | NC  | Q9  |
| 14    | 10M     | NC    | NC | Q1  | Q1  |
| 15    | 11N     | NC    | NC | D1  | D1  |
| 16    | 9M      | NC    | NC | NC  | D10 |
| 17    | 9N      | NC    | NC | NC  | Q10 |
| 18    | 11L     | Q0    | Q0 | Q2  | Q2  |
| 19    | 11M     | D0    | D0 | D2  | D2  |
| 20    | 9L      | NC    | NC | NC  | D11 |
| 21    | 10L     | NC    | NC | NC  | Q11 |
| 22    | 11K     | NC    | NC | Q3  | Q3  |
| 23    | 10K     | NC    | NC | D3  | D3  |
| 24    | 9J      | NC    | NC | NC  | D12 |
| 25    | 9K      | NC    | NC | NC  | Q12 |
| 26    | 10J     | Q1    | Q1 | Q4  | Q4  |
| 27    | 11J     | D1    | D1 | D4  | D4  |
| 28    | 11H     | ZQ    | ZQ | ZQ  | ZQ  |
| 29    | 10G     | NC    | NC | NC  | D13 |
| 30    | 9G      | NC    | NC | NC  | Q13 |
| 31    | 11F     | NC    | NC | Q5  | Q5  |
| 32    | 11G     | NC    | NC | D5  | D5  |
| 33    | 9F      | NC    | NC | NC  | D14 |
| 34    | 10F     | NC    | NC | NC  | Q14 |
|       |         |       |    |     |     |

| Bit # Ball ID ×8 ×9                   | ×18             | ×36             |
|---------------------------------------|-----------------|-----------------|
| 36 10E D2 D2                          | D6              | D6              |
| 37 10D NC NC                          | NC              | D15             |
| 38 9E NC NC                           | NC              | Q15             |
| 39 10C NC NC                          | Q7              | Q7              |
| 40 11D NC NC                          | D7              | D7              |
| 41 9C NC NC                           | NC              | D16             |
| 42 9D NC NC                           | NC              | Q16             |
| 43 11B Q3 Q3                          | Q8              | Q8              |
| 44 11C D3 D3                          | D8              | D8              |
| 45 9B NC NC                           | NC              | D17             |
| 46 10B NC NC                          | NC              | Q17             |
| 47 11A CQ CQ                          | CQ              | CQ              |
| 48 10A SA SA                          | NC              | NC              |
| 49 9A SA SA                           | SA              | SA              |
| 50 8B SA SA                           | SA              | SA              |
| 51 7C SA SA                           | SA              | SA              |
| 52 6C NC NC                           | NC              | NC              |
| 53 8A R R                             | R               | R               |
| 54 7A NC NC                           | NC              | BW1             |
| 55 7B <u>NW0</u> <u>BW</u>            | BW0             | BW0             |
| 56 6B K K                             | К               | К               |
| 57 6A <del>K</del> <del>K</del>       | K               | ĸ               |
| 58 5B NC NC                           | NC              | BW3             |
| 59 5A <u>NW1</u> NC                   | BW1             | BW2             |
| 60 4A W W                             | W               | W               |
| 61 5C SA SA                           | SA              | SA              |
| 62 4B SA SA                           | SA              | SA              |
| 63 3A SA SA                           | SA              | NC              |
| 64 2A V <sub>ss</sub> V <sub>ss</sub> | V <sub>ss</sub> | V <sub>ss</sub> |
| 65 1A <u>CQ</u> <u>CQ</u>             | CQ              | CQ              |
| 66 2B NC NC                           | Q9              | Q18             |
| 67 3B NC NC                           | D9              | D18             |
| 68 1C NC NC                           | NC              | D27             |
| 69 1B NC NC                           | NC              | Q27             |
| 70 3D NC NC                           | Q10             | Q19             |

|       |         | Signal | names |      |      |       |         | Signal | names |     |   |
|-------|---------|--------|-------|------|------|-------|---------|--------|-------|-----|---|
| Bit # | Ball ID | ×8     | ×9    | ×18  | ×36  | Bit # | Ball ID | ×8     | ×9    | ×18 | x |
| 71    | 3C      | NC     | NC    | D10  | D19  | 91    | 2L      | Q6     | Q6    | Q15 | C |
| 72    | 1D      | NC     | NC    | NC   | D28  | 92    | 3L      | D6     | D6    | D15 | D |
| 73    | 2C      | NC     | NC    | NC   | Q28  | 93    | 1M      | NC     | NC    | NC  | D |
| 74    | 3E      | Q4     | Q4    | Q11  | Q20  | 94    | 1L      | NC     | NC    | NC  | C |
| 75    | 2D      | D4     | D4    | D11  | D20  | 95    | 3N      | NC     | NC    | Q16 | C |
| 76    | 2E      | NC     | NC    | NC   | D29  | 96    | 3M      | NC     | NC    | D16 | D |
| 77    | 1E      | NC     | NC    | NC   | Q29  | 97    | 1N      | NC     | NC    | NC  | D |
| 78    | 2F      | NC     | NC    | Q12  | Q21  | 98    | 2M      | NC     | NC    | NC  | C |
| 79    | 3F      | NC     | NC    | D12  | D21  | 99    | 3P      | Q7     | Q7    | Q17 | C |
| 80    | 1G      | NC     | NC    | NC   | D30  | 100   | 2N      | D7     | D7    | D17 | D |
| 81    | 1F      | NC     | NC    | NC   | Q30  | 101   | 2P      | NC     | NC    | NC  | С |
| 82    | 3G      | Q5     | Q5    | Q13  | Q22  | 102   | 1P      | NC     | NC    | NC  | C |
| 83    | 2G      | D5     | D5    | D13  | D22  | 103   | 3R      | SA     | SA    | SA  | S |
| 84    | 1H      | DOFF   | DOFF  | DOFF | DOFF | 104   | 4R      | SA     | SA    | SA  | S |
| 85    | 1J      | NC     | NC    | NC   | D31  | 105   | 4P      | SA     | SA    | SA  | S |
| 86    | 2J      | NC     | NC    | NC   | Q31  | 106   | 5P      | SA     | SA    | SA  | S |
| 87    | 3K      | NC     | NC    | Q14  | Q23  | 107   | 5N      | SA     | SA    | SA  | S |
| 88    | 3J      | NC     | NC    | D14  | D23  | 108   | 5R      | SA     | SA    | SA  | S |
| 89    | 2K      | NC     | NC    | NC   | D32  | 109   | _       | INTER- |       |     |   |
| 90    | 1K      | NC     | NC    | NC   | Q32  |       |         | NAL    | NAL   | NAL | Ν |


Note: In boundary scan mode,

1. Clock balls (K / K, C / C) are referenced to each other and must be at opposite logic levels for reliable operation.

2. CQ and  $\overline{CQ}$  data are synchronized to the respective C and  $\overline{C}$ .


3. If C and  $\overline{C}$  tied high, CQ is generated with respect to K and  $\overline{CQ}$  is generated with respect to  $\overline{K}$ .

#### **TAP Controller State Diagram**



#### **Package Dimensions**

#### HM66AQB36104/18204/9404/8404BP (BP-165A)



#### Disclaimer

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

#### **Sales Offices**

## HITACHI

#### Hitachi, Ltd.

Semiconductor & Integrated Circuits Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: (03) 3270-2111 Fax: (03) 3270-5109

URL http://www.hitachisemiconductor.com/

#### For further information write to:

| Hitachi Semiconductor   | Hitachi Europe Ltd.               | Hitachi Asia Ltd.                         | Hitachi Asia (Hong Kong) Ltd.             |
|-------------------------|-----------------------------------|---|---|
| (America) Inc.          | Electronic Components Group       | Hitachi Tower                             | Group III (Electronic Components)         |
| 179 East Tasman Drive   | Whitebrook Park                   | 16 Collyer Quay #20-00                    | 7/F., North Tower                         |
| San Jose,CA 95134       | Lower Cookham Road                | Singapore 049318                          | World Finance Centre,                     |
| Tel: <1> (408) 433-1990 |                                   | Tel: <65>-6538-6533/6538-8577             | Harbour City, Canton Road                 |
| Fax: <1>(408) 433-0223  | Berkshire SL6 8YA, United Kingdom | Fax : <65>-6538-6933/6538-3877            | Tsim Sha Tsui, Kowloon Hong Kong          |
|                         | Tel: <44> (1628) 585000           | URL : http://semiconductor.hitachi.com.sg | Tel : <852>-2735-9218                     |
|                         | Fax: <44> (1628) 778322           |   | Fax : <852>-2730-0281                     |
|                         |                                   |   | URL : http://semiconductor.hitachi.com.hk |
|                         | Hitachi Europe GmbH               | Hitachi Asia Ltd.                         | •   |
|                         | Electronic Components Group       | (Taipei Branch Office)                    |   |
|                         | Dornacher Str 3                   | 4/F, No. 167, Tun Hwa North Road          |   |
|                         | D-85622 Feldkirchen               | Hung-Kuo Building                         |   |
|                         | Postfach 201, D-85619 Feldkirchen | Taipei (105), Taiwan                      |   |
|                         | Germany                           | Tel : <886>-(2)-2718-3666                 |   |
|                         | Tel: <49> (89) 9 9180-0           | Fax : <886>-(2)-2718-8180                 |   |
|                         | Fax: <49> (89) 9 29 30 00         | Telex : 23222 HAS-TP                      |   |
|                         |                                   |   |   |

URL : http://semiconductor.hitachi.com.tw

Copyright © Hitachi, Ltd., 2002. All rights reserved. Printed in Japan. Colophon 7.0



Rev.0.2, Jan. 2003, page 31 of 31